Chip Scale Review: "Comparison between wet and dry silicon via reveal in 3D backside processing"

June 14, 2016

Full Article: http://fbs.advantageinc.com/chipscale/may-jun_2016/#48/z

This paper compares imec's current wet chemical via reveal process of record, based on the selective TMAH chemistry, with SPTS’s dry etch via reveal, based on an SF plasma. State-of-the-art metrology has been used to image large arrays of revealed TSVs. Data on nail height control and uniformity, liner selectivity and surface roughness are presented and discussed.

Authors: Dave Thomas et al. (SPTS Technology) and Anne Jourdain et al. (imec)

Information on this article contains forward looking information. For more information, click here

News & Events

You are now leaving the SPTS website

The link you have selected is located on another server. Neither SPTS Ltd. nor any of its subsidiaries endorses this web site, its sponsor, or any of the information, policies, activities, products, or services offered on the site or by any advertiser on the site. By clicking on the OK button below, you agree and acknowledge the foregoing and will be directed to the selected site.